Staff Design Verification Engineer

Marvell Technology Group

Location: Burlington, Vermont

Type: Full Time

Education: No Ed Requirements

Experience: 5 - 10 Years

The PBU HW Team at Marvell Technology Group develops a spectrum of processor-based solutions for a variety of markets.


Job Responsibilities:

  • Analyze architectures and designs to create comprehensive test plans and strategies
  • Contribute to the development of verification environments, including reference models, transactors, agents, and scoreboards.
  • Develop tests/testing strategies to achieve coverage goals.
  • Debug failures and work with designers to resolve issues.



  • 5+ years experience writing test plans and building sophisticated verification environments.
  • Experience with Verilog and SystemVerilog, preferably with UVM.
  • Basic proficiency with C/C++
  • Experience with scripting languages such as Python or Perl and EDA Verification tools.
  • Working knowledge of the Linux Operation System

© 2022 Vermont Technology Alliance

Site by Scout Digital